

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/757,123	01/09/2001	Satish Athavale	01P7408US	6586
7:	590 06/26/2002			
Siemens Corporation			EXAMINER	
Intellectual Property Department 186 Wood Avenue South			BROWN, CHARLOTTE A	
Iselin, NJ 088	30		ART UNIT	PAPER NUMBER
			1765	7
			DATE MAILED: 06/26/2002	/

Please find below and/or attached an Office communication concerning this application or proceeding.

4
7'

Office Action Summary

Application No. 09/757,123

Applicant(s)

Examiner

Ilotto A. Proum

Art Unit

Athavale et al.

1						
l	Ш	Ш	Ш	Ш	Ш	

		Charlotte A. Brown	1765		
	The MAILING DATE of this communication appears	on the cover sheet with the corre	spondence address		
	for Reply				
THE	A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.				
- If the - If NO - Failur - Any r	isions of time may be available under the provisions of 37 CFR 1.136 (a). In ig date of this communication. period for reply specified above is less than thirty (30) days, a reply within to period for reply is specified above, the maximum statutory period will apply to e to reply within the set or extended period for reply will, by statute, cause to eply received by the Office later than three months after the mailing date of the displacement. See 37 CFR 1.704(b).	he statutory minimum of thirty (30) days will be and will expire SIX (6) MONTHS from the mails as application to become ABANDONED (35 LL)	e considered timely. ng date of this communication.		
Status					
1) 💢	Responsive to communication(s) filed on Apr 23, 2	002			
2a) 💢	This action is FINAL . 2b) ☐ This act	ion is non-final.	·		
3) 🗆	Since this application is in condition for allowance closed in accordance with the practice under Ex particles.	except for formal matters, prose rte Quayle, 1935 C.D. 11; 453	cution as to the merits is O.G. 213,		
Disposi	tion of Claims		2.		
4) 💢	Claim(s) <u>1-31</u>	is/are	pending in the application.		
4	1a) Of the above, claim(s)	is/ar	e withdrawn from consideration.		
5) 🗆	Claim(s)				
6) 💢	Claim(s) 1-31		is/are rejected.		
7) 🗀	Claim(s)		is/are objected to.		
8) 🗆	Claims	are subject to restric	tion and/or election requirement.		
Applica	tion Papers				
9) 📙	The specification is objected to by the Examiner.				
10)	The drawing(s) filed on is/are	a) \square accepted or b) \square objected	d to by the Examiner.		
	Applicant may not request that any objection to the dr	awing(s) be held in abeyance. See	37 CFR 1.85(a).		
11)□	The proposed drawing correction filed on If approved, corrected drawings are required in reply to		b) \square disapproved by the Examiner.		
12)	The oath or declaration is objected to by the Examin				
Priority	under 35 U.S.C. §§ 119 and 120				
	Acknowledgement is made of a claim for foreign pri All b) \square Some * c) \square None of:	ority under 35 U.S.C. § 119(a)-	(d) or (f).		
	<u></u>	haaraan la l			
	= common depret of the priority decemberts have				
	B. Copies of the certified copies of the priority do	cuments have been received in t			
	application from the International Bureau e the attached detailed Office action for a list of the	J (PCT Rule 17.2(a)).	Ţ		
	Acknowledgement is made of a claim for domestic p).		
a) 🗆	The translation of the foreign language provisional	application has been received.			
15) 🗌	Acknowledgement is made of a claim for domestic p	riority under 35 U.S.C. §§ 120	and/or 121.		
Attachme		_			
		Interview Summary (PTO-413) Paper No			
		Notice of Informal Patent Application (PT	O-152)		
-, L. IRHOI	mation bisclosure statement(s) (P10-1449) Paper No(s).	Other:			

Ι.

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Singh et al. (US 6,042,687) in view of DeOrnellas et al. (US 6,046,116) and further in view of Yang (US 5,827,437).

Singh discloses a plasma processing system and method for processing substrates. The plasma processing system comprises a processing chamber enclosing a substrate support assembly. The substrate support may comprise an RF powered electrode (Column 3, lines 60-67). The substrate may be clamped to the electrode (Column 4, lines 3-4). A substrate is processed in the processing chamber by energizing a process gas into a high density plasma.

Unlike the claimed invention, Singh does not teach a method for heating the wafer to temperature greater than 200 degrees Celsius.

DeOrnellas discloses a method for performing an etch operation in a reactor. A wafer is positioned over a bottom electrode in an etching chamber (Column 3, lines 6-9). A wafer clamp holds the wafer against a lower electrode (Column 3, lines 36-40). A resistance heater is

contained in the lower electrode. The electrode is heated in order to heat the wafer (Column 3, lines 49-55). During etching, the temperature of the wafer reaches 275°C (Column 4, lines 38-40). The helium pressure is generally about 3 torr or greater (Column 4, lines 6-10). This reads on the applicant's limitation of applying a backside pressure of about 6 torr or greater.

It is the Examiner's position that a person having ordinary skill in the art would have found it obvious to modify Singh with the method of heating the wafer to a temperature of greater than 200°C as taught by DeOrnellas. This additional step would have been anticipated in order to control the temperature of the wafer which would minimize the critical dimension growth (DeOrnellas, Column 1, lines 55-57).

Unlike the claimed invention, neither Singh nor DeOrnellas teaches a method for exposing the wafer to a reactive plasma to etch trenches into the wafer.

Yang discloses a plasma reactor. A wafer is introduced into the chamber and disposed on an electrostatic chuck which acts as an electrode an is biased by an RF generator. The wafer is clamped onto an electrostatic chuck. A helium cooling gas may be introduced under pressure to act as a heat transfer medium for accurately controlling the wafer's temperature during processing to ensure uniform etching results (Column 5, lines 23-40). A plasma is created from an etchant source gas in order to etch a wafer (Column 5, lines 45-47). The gas includes Cl₂, BCl₃, and N₂ or Ar. An antireflective coating layer, a hardmask layer, is formed over the silicon substrate. A patterned photoresist layer is formed over the hardmask layer (Column 10, lines 55-60). The etchant source gas is used to etch narrow trenches into the wafer (See Figure 1B).

It is the Examiner's position that a person having ordinary skill in the art would have found it obvious to modify Singh and DeOrnellas with the method of exposing the wafer to a plasma to etch trenches in the wafer as taught by Yang since Singh is not particular about the type of structures formed as a result of plasma etching. Therefore, the formation of any type of structures (i.e. vias, trenches, or grooves) would have been anticipated in order to produce an expected result.

Unlike the claimed invention, neither Singh, DeOrnellas, nor Yang teach a method for etching deep trenches in a substrate, but since the same process steps are performed as in the claimed invention, it is inherent that deep trenches are etched into the substrate.

Claims 16-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Singh et al 3. (US 6,042,687) in view of DeOrnellas et al. (US 6,046,116) and further in view of Yang (US 5,827,437).

Singh discloses a plasma processing system and method for processing substrates. The plasma processing system comprises a processing chamber enclosing a substrate support assembly. The substrate support may comprise an RF powered electrode (Column 3, lines 60-67). The substrate may be clamped to the electrode (Column 4, lines 3-4). A substrate is processed in the processing chamber by energizing a process gas in the processing chamber into a high density plasma. The process gas can include a mixture of Cl₂ and BCl₃. A secondary gas supply can

comprise one or more inert gases such as argon or helium and a substrate passivating gas such as nitrogen or oxygen. Therefore, the wafer is exposed to a reactive plasma including Cl₂, BCl₃, Ar, O₂, and N₂ (Column 4, lines 29-46). The substrate is cooled through backside helium cooling. In one example, 8 Torr of backside helium pressure is applied (Column 6, lines 9-14). The baseline parameters are 150 sccm of Cl₂, 10 mTorr of chamber pressure, 200 Watts of bias power supplied to the substrate holder, 6 Torr of He backside pressure, and 60°C for the chamber and electrode temperatures. The wafer is clamped to the electrode (Column 4, lines 3-4). Therefore, the heat from the electrode is transferred to the wafer. This reads on the applicant's limitation of maintaining the wafer at about the same temperature as the electrode.

Unlike the claimed invention, Singh does not teach a method for heating the wafer to temperature greater than 200 degrees Celsius.

DeOrnellas discloses a method for performing an etch operation in a reactor. A wafer is positioned over a bottom electrode in an etching chamber (Column 3, lines 6-9). A wafer clamp holds the wafer against a lower electrode (Column 3, lines 36-40). A resistance heater is contained in the lower electrode. The electrode is heated in order to heat the wafer (Column 3, lines 49-55). During etching, the temperature of the wafer reaches 275°C (Column 4, lines 38-40). The helium pressure is generally about 3 torr or greater (Column 4, lines 6-10). This reads on the applicant's limitation of applying a backside pressure of about 6 torr or greater.

It is the Examiner's position that a person having ordinary skill in the art would have found it obvious to modify Singh with the method of heating the wafer to a temperature of greater

than 200°C as taught by DeOrnellas. This additional step would have been anticipated in order to control the temperature of the wafer which would minimize the critical dimension growth.

Unlike the claimed invention, neither Singh nor DeOrnellas teaches a method for exposing the wafer to a reactive plasma to etch trenches into the wafer.

Yang discloses a plasma reactor. A wafer is introduced into the chamber and disposed on an electrostatic chuck which acts as an electrode an is biased by an RF generator. The wafer is clamped onto an electrostatic chuck. A helium cooling gas may be introduced under pressure to act as a heat transfer medium for accurately controlling the wafer's temperature during processing to ensure uniform etching results (Column 5, lines 23-40). A plasma is created from an etchant source gas in order to etch a wafer (Column 5, lines 45-47). The gas includes Cl₂, BCl₃, and N₂ or Ar. An antireflective coating layer, a hardmask layer, is formed over the silicon substrate. A patterned photoresist layer is formed over the hardmask layer (Column 10, lines 55-60). The etchant source gas is used to etch narrow trenches into the wafer (See Figure 1B).

It is the Examiner's position that a person having ordinary skill in the art would have found it obvious to modify Singh and DeOrnellas with the method of exposing the wafer to a plasma to etch trenches in the wafer as taught by Yang since Singh is not particular about the type of structures formed as a result of plasma etching. Therefore, the formation of any type of structures (i.e. vias, trenches, or grooves) would have been anticipated in order to produce an expected result.

Unlike the claimed invention, neither Singh, DeOrnellas, nor Yang teach a method for etching deep trenches in a substrate, but since the same process steps are performed as in the claimed invention, it is inherent that deep trenches are etched into the substrate.

Response to Arguments

4. Applicant's arguments filed April 23, 2002 have been fully considered but they are not persuasive.

In traversing the rejection based on Singh, DeOrnellas, and Yang, the applicant's state that the combination of references does not teach forming deep trenches in a substrate by heating the wafer at a high temperature during a plasma etch. This point is not accepted since Singh discloses a plasma processing system which comprises a processing chamber enclosing a substrate support assembly. The substrate support may comprise an RF powered electrode (Column 3, lines 60-67). The substrate may be clamped to the electrode (Column 4, lines 3-4). A substrate is processed in the processing chamber by energizing a process gas into a high density plasma. Additionally, DeOrnellas discloses that a resistance heater is contained in the lower electrode. The electrode is heated in order to heat the wafer (Column 3, lines 49-55). During etching, the temperature of the wafer reaches 275°C (Column 4, lines 38-40). Furthermore, Yang teaches that narrow trenches are etched into a wafer. Therefore, this reads on the applicant's limitation of forming deep trenches in a substrate by heating the wafer at high temperature during a plasma etch.

Application/Control Number: 09/757,123 Page 8

Art Unit: 1765

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL.** See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 09/757,123

Page 9

6. Any inquiry concerning this communications from the Examiner should be directed to

Charlotte A. Brown whose telephone number is (703) 305-0727. The Examiner can normally be

reached during the hours of 9:00AM to 6:30PM.

The fax phone numbers for the organization where this application or proceeding is

assigned are 703-872-9310 for regular communications and 703-872-9311 for After Final

communications.

Art Unit: 1765

CAB

June 24, 2002

ling

BENJAMIN L. UTECH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 1700